

DESIGNING VIDEO GAME HARDWARE IN VERILOG

An 8bitworkshop Book

by Steven Hugg

Contents

Preface	ix
1 Boolean Logic	1
1.1 Boolean Algebra	1
1.2 Truth Tables	2
1.3 Combinational Logic	3
1.4 Binary Numbers	3
1.5 Addition and Subtraction	4
1.6 Logical Operations	4
1.7 Signed vs. Unsigned	5
1.8 Hexadecimal Notation	6
2 Discrete Hardware	7
2.1 History of the Logic Gate	7
2.2 TTL Logic	8
2.3 Discrete Logic and the 7400 Series ICs	9
2.4 Circuit Diagrams	10
3 Clocks and Flip-Flops	11
3.1 Sequential Logic	11
3.2 Clocks	11
3.3 Flip-Flops	12
3.4 Latches	12
4 HDL (Hardware Description Language)	13
4.1 Simulation	14
4.2 Hardware Modeling	15

CONTENTS

5	Intro to Verilog	17
5.1	Modules	17
5.2	Wires	18
5.3	Regs	18
5.4	Vector	19
5.5	Literals	19
5.6	Blocking vs. Non-Blocking Assignments	20
6	The 8bitworkshop IDE	21
6.1	Verilog Simulator	21
6.2	Verilog Editor	22
6.3	Rate Control	23
7	A Simple Clock Divider	25
7.1	Timing Diagram	25
7.2	Ripple Counter	26
7.3	Derived Clocks	27
7.4	Circuit Diagram	28
8	A Binary Counter	31
8.1	Synchronous Reset	32
8.2	Asynchronous Reset	34
9	Video Signal Generator	37
9.1	Include Files	42
10	A Test Pattern	43
11	Digits	47
11.1	Seven-Segment Digits	47
11.2	Bitmapped Digits and ROMs	49
11.3	Initial Block	51
11.4	External File	52
11.5	Test Module	52
12	A Moving Ball	55
12.1	Absolute Position Method	55
12.2	Bouncing Off Walls	58

13 Slipping Counter	61
13.1 Slipping Counter Method	61
14 RAM	65
14.1 RAM in Verilog	66
14.2 Synchronous vs Asynchronous RAM	68
14.3 Tri-state buses and inout ports	69
14.4 Writing to a tri-state bus	70
15 Tile Graphics	71
15.1 Animation	74
16 Switches and Paddles	77
16.1 Reading Switches	77
16.2 Reading Paddles	78
17 Sprites	81
17.1 Improvements	85
18 Better Sprites	87
18.1 Using the Sprite Renderer Module	92
19 Racing Game	93
20 Sprite Rotation	97
21 Motion Vectors	101
21.1 Fixed-Point	101
21.2 The Sine Function	103
21.3 Move During the Hsync	104
21.4 Collisions	104
22 Tank Game	107
22.1 The Playfield Maze	107
22.2 The Mine Field	109
22.3 The Players' Two Tanks	109
22.4 Improvements	112
23 Shift Registers	113
23.1 Linear Feedback Shift Register	114

23.2	Types of LFSRs	114
23.3	Scrolling Starfield	116
24	Sound Effects	119
24.1	Sound Chips	120
24.2	Sound Design	120
25	The ALU: Arithmetic Logic Unit	125
25.1	History	126
25.2	Our ALU	126
26	A Simple CPU	131
26.1	What is a CPU?	132
26.2	The FEMTO-8 Instruction Set	133
26.3	CPU Module	134
26.4	State Machine	135
26.5	Branch Instructions	139
26.6	Using the CPU Module	140
27	A Configurable Assembler	143
27.1	JSASM Configuration Format	144
27.2	Assembler Directives	146
27.3	Inlining Assembly in Verilog Modules	147
27.4	Including Assembly in a Separate File	147
28	Racing Game With CPU	149
28.1	Memory Map	150
28.2	Sprite Subsystem	151
28.3	Racing Game Program	152
28.4	Lessons Learned	155
29	A 16-bit CPU	157
29.1	ALU	159
29.2	Select and Hold/Busy	159
29.3	Decode	160
29.4	Compute	160
29.5	Wait States	161
29.6	Relative Branching	162
29.7	Push and Pop	162

29.8 Subroutines	163
30 Framebuffer Graphics	165
30.1 Design	166
31 Tilemap Rendering	169
31.1 Sharing RAM with the CPU	170
31.2 The Tile Renderer State Machine	171
31.3 Rendering the Buffer	173
31.4 Improvements	176
32 Scanline Sprite Rendering	177
32.1 RAM and ROM	179
32.2 Scanline Buffer	179
32.3 Sprite State Machine	180
32.4 Sprites and Slots	180
32.5 Loading Sprite Data From RAM	181
32.6 Iterating The Sprite List	182
32.7 Sprite Setup	183
32.8 Sprite Rendering	184
32.9 Improvements	184
33 A Programmable Game System	187
33.1 Shared RAM	188
33.2 Memory Map	189
33.3 Improvements	190
34 A Demo Program	191
34.1 Maze Game	193
35 Practical Considerations for Real Hardware	195
35.1 FPGAs	195
35.2 Video Output	196
35.3 Audio Output	197
35.4 Controller Inputs	197
35.5 Hacking an Arcade Cabinet	198
35.6 Building With Discrete Components	198
36 FPGA Example: iCEstick NTSC Video	199

CONTENTS

Appendix A: Verilog Reference	203
Modules	203
Literals	203
Registers, Nets, and Buses	203
Bit Slices	203
Binary Operators	204
Unary Operators	204
Reduction Operators	204
Conditional Operator	204
If Statements	205
Always Blocks	205
Miscellaneous	205
Appendix B: Troubleshooting	209
Metastability	210
Bibliography	213
Index	215